



EV522062601US

**IN THE UNITED STATES PATENT & TRADEMARK OFFICE**

APPLICANT: Shigekatsu HASEGAWA et al ) Group Art Unit: 2637  
SERIAL NO: 09/761,092 )  
FILING DATE: January 16, 2001 ) Examiner:  
TITLE: SYNCHRONIZING CIRCUIT ) Chang, Edith M.  
 ) Allowed: 10/14/2004  
 )  
 ) Conf. No. 5016

Mail Stop Issue Fee  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**COMMENTS ON STATEMENT OF REASONS FOR ALLOWANCE**

Dear Sir:

In response to the Examiner's statement of reasons for allowance included in the Notice of Allowability, the applicant makes the following comments.

In the Examiner's Allowable Subject Matter on pages 2-3 of the Notice of Allowability, the fragment "the third switch outputting the -1chip delayed C/A code and the 1/2 chip delayed C/A code to the third correlating part" on the last line of page 2 through the first line of page 3 should be read as --the third switch selectively outputting the -1chip delayed C/A code or the 1/2 chip delayed C/A code to the third correlation detecting part-- according to the claimed language.

Respectfully submitted,



Attorney for Applicant

Wochoon W. Park, Reg. 55523  
c/o Ladas & Parry LLP  
224 South Michigan Avenue  
Chicago, Illinois 60604  
(312) 427-1300

November 23, 2004

Date

/59